The Available Bit Rate ABR service in ATM networks has been speci ed to allow fair and e cient support of data applications over ATM utilizing capacity left over after servicing higher priority classes. One of the architectural features in the ABR speci cation 1 is the Virtual Source Virtual Destination VS VD option. This option allows a switch to divide an end-to-end ABR connection into separately controlled ABR segments by acting like a destination on one segment, and like a source on the other. The coupling in the VS VD switch between the two ABR control segments is implementation speci c. In this paper, we model a VS VD ATM switch and study the issues in designing coupling between ABR segments. We identify a number of implementation options for the coupling. A goodchoice signi cantly improves the stability and transient performance of the system and reduces the bu er requirements at the switches.
Introduction
Asynchronous Transfer Mode ATM networks provide multiple classes of service tailored to support data, voice, and video applications. Of these, the Available Bit Rate ABR and the Unspeci ed Bit Rate UBR service classes have been speci cally developed to support data applications. Tra c is controlled intelligently in ABR using a rate-based closed-loop end-to-end tra c management framework 1, 2, 3 . The network switches monitor available capacity and give feedback to the sources asking them to change their transmission rates. Several switch algorithms have been developed 4, 5, 6, 7, 8 to calculate feedback intelligently. The resource management RM cells which carry feedback from the switches travel from the source to the destination and back.
One of the options of the ABR framework is the Virtual Source Virtual Destination VS VD option. This option allows a switch to divide an ABR connection into separately controlled ABR segments. On one segment, the switch behaves as a destination end system, i.e., it receives data and turns around resource management RM cells which carry rate feedback to the source end system. On the other segment the switch behaves as a source end system, i.e., it controls the transmission rate of every virtual circuit VC and schedules the sending of data and RM cells. We call such a switch a VS VD switch". In e ect, the end-to-end control is replaced by segment-by-segment control as shown in Figure 1 . One advantage of the segment-by-segment control is that it isolates di erent networks from each other. One example is a proprietary network like frame-relay or circuit-switched network between two ABR segments, which allows end-to-end ABR connection setup across the proprietary network and forwards ATM packets between the ABR segments 1 . Another example is the interface point between a satellite network and a LAN. The gateway switches at the edge of a satellite network can implement VS VD to isolate downstream workgroup switches from the e ects of the long delay satellite paths like long queues.
A second advantage of segment-by-segment control is that the segments have shorter feedback loops which can potentially improve performance because feedback is given faster to the sources whenever new tra c bursts are seen. 1 Signaling support for this possibility i s y et to be considered by the ATM Forum
The VS VD option requires the implementation of per-VC queueing and scheduling at the switch. In addition to per-VC queueing and scheduling, there is an incremental cost to enforce the dynamically changing rates of VCs, and to implement the logic for the source and destination end system rules as prescribed by the ATM Forum 1 .
The goal of this study is nd answers to the following questions:
Do VS VD switches really improve ABR performance? What changes to switch algorithms are required to operate in VS VD environments? Are there any side-e ects of having multiple control loops in series?
In this paper, we model and study VS VD switches using the ERICA switch algorithm 8 to calculate rate feedback. We describe our switch model and the use of the ERICA algorithm in sections 2 and 3. The VS VD design options are listed and evaluated in sections 4 and 5. The results and future work are summarized in sections 7 and 8.
Switch Queue Structure
In this section, we rst present a simple switch queue model for the non-VS VD switch and later extend it to a VS VD switch b y i n troducing per-VC queues. The ow of data, forward RM FRM and backward RM BRM cells is also closely examined.
A Non-VS VD Switch
A minimal non-VS VD switch has a separate FIFO queue for each of the di erent service classes ABR, UBR etc.. We refer to these queues as per-class" queues. The ABR switch rate allocation algorithm is implemented at every ABR class queue. This model of a non-VS VD switch based network with per-class queues is illustrated in Figure 2 .
Besides the switch, the gure shows a source end system, S, and a destination end system, D, each having per-VC queues to control rates of individual VCs. For example, ABR VCs control their Allowed Cell Rates ACRs based upon network feedback. We assume that the source destination per-VC queues feed into corresponding per-class queues as shown in the gure which in turn feed to the link. This assumption is not necessary in practice, but simpli es the presentation of the Figure 2 : Per-class queues in a non-VSVD switch model. The contention for link access between cells from di erent per-class queues at the switch, the source and the destination is resolved through appropriate scheduling.
A VS VD Switch
The VS VD switch implements the source and the destination end system functionality in addition to the normal switch functionality. Therefore, like a n y source and destination end-system, it requires per-VC queues to control the rates of individual VCs. The switch queue structure is now more similar to the source destination structure where we h a v e per-VC queues feeding into the per-class queues before each link. This switch queue structure and a unidirectional VC operating on it is shown in Figure 3 . The VS VD switch has two parts. The part known as the Virtual Destination VD forwards the data cells from the rst segment previous loop" to the per-VC queue at the Virtual Source VS of the second segment next loop". The other part or the Virtual Source of the second segment sends out the data cells and generates FRM cells as specifed in the source end system rules. Figure 3 : Per-VC and per-class queues in a VSVD switch
The switch also needs to implement the switch congestion control algorithm and calculate the allocations for VCs depending upon its bottleneck rate. A question which arises is where the rate calculations are done and how the feedback is given to the sources. We postpone the discussion of this question to later sections.
A VS VD Switch with Unidirectional Data Flow
The actions of the VS VD switch upon receiving RM cells are as follows. The VD of the previous loop turns around FRM cells as BRM cells to the VS on the same segment as speci ed in the destination end system rules 2 . Additionally, when the FRM cells are turned around, the switch may decrease the value of the explicit rate ER eld to account for the bottleneck rate of the next link and the ER from the subsequent ABR segments.
When the VS at the next loop receives a BRM cell, the ACR of the per-VC queue at the VS is updated using the ER eld in the BRM ER of the subsequent ABR segments as speci ed in the source end system rules 2 . Additionally, the ER value of the subsequent ABR segments needs to bemade known to the VD of the rst segment. One way of doing this is for the VD of the rst segment to use the ACR of the VC in the VS of the next segment while turning around FRM cells. The model can be extended to multiple unidirectional VCs in a straightforward way. Figure 4 shows two unidirectional VCs, VC1 and VC2, between the same source S and destination D which go from Link1 to Link2 on a VS VD switch. Observe that there is a separate VS and VD control for each VC. We omit non-ABR queues in this and subsequent gures. 3 Basic ERICA Switch Scheme
We use the ERICA algorithm 8 for congestion control at the switches. We give a brief overview of the algorithm in this section. ERICA rst sets a target rate as follows: Target Note that the full ERICA algorithm contains several enhancements which account for fairness, queueing delays, and which handles highly variant bursty ON-OFF tra c e ciently. A complete description of the algorithm is provided in reference 8 . We now describe where the ERICA rate calculations are done in a non-VS VD switch and in a VS VD switch.
Rate Calculations in a non-VS VD Switch
The non-VS VD switch calculates the rate VAL for sources when the BRMs are processed in the reverse direction and enters it in the BRM eld as follows:
At the source end system, the ACR is updated as: ACR = F unctionf ER, VC's current ACR 
Source Algorithm for the next loop: Optionally,
The unknowns in the above equations are the input rate and the VC's current rate. We shall see in the next section that there are several ways of measuring VC rates and input rates, combining the feedback from the next loop, and updating the ACR of the next loop. Note that though di erent switches may implement di erent algorithms, many measure quantities such as the VC's current rate and the ABR input rate.
VS VD Switch Design Options
In this section, we aim at answering the following questions:
What is a VC's current rate? 4 options What is the input rate? 2 options Does the congestion control actions at a link a ect the next loop or the previous loop? 3 options When is the VC's allocation at the link VAL calculated? 3 options
We will enumerate the 72 = 4 2 3 3 option combinations and then study this state space for the best combination.
Measuring the VC's Current Rate
There are four methods to measure the VC's current rate: Figure 7 : Four methods to measure the rate of a VC at the VS VD switch
1. The rate of the VC is declared by the source end system of the previous loop in the Current Cell Rate CCR eld of the FRM cell FRM1 received by the VD. This declared value can be used as the VC's rate. 2. The VS to the next loop declares the CCR value of the FRM sent FRM2 to be its ACR ACR 2 . This declared value can beused as the VC's rate.
3. The actual source rate in the previous loop can bemeasured. This rate is equal to the VC's input rate to the per-VC queue. This measured source rate can be used as the VC's rate.
4. The actual source rate in the next loop can be measured as the VC's input rate to the per-class queue from the per-VC queue. This measured value can beused as the VC's rate. Figure 7 illustrates where each method is applied note the position of the numbers in circles. Figure 8 note the position of the numbers in circles shows two methods of estimating the input rate for use in the switch algorithm calculations. These two methods are: Figure 8 : Two methods to measure the input rate at the VS VD switch 1. The input rate is the sum of input rates to the per-VC ABR queues. 2. The input rate is the aggregate input rate to the per-class ABR queue.
Measuring the Input Rate at the Switch

E ect of Link Congestion Actions on Neighboring Links
The link congestion control actions can a ect neighboring links. The following actions are possible in response to the link congestion of Link2:
.This a ects the rate of the previous loop only.
The change in rate is experienced only after a feedback delay equal to twice the propogation delay o f the loop.
. This a ects the rate of the next loop only.
The change in rate is experienced instantaneously. . This a ects both the previous and the next loop.
The next loop is a ected instantaneously while the previous loop is a ected after a feedback delay as in the rst case.
Frequency of Updating the Allocated Rate
The ERICA algorithm in a non-VS VD switch calculates the allocated rate when a BRM cell is processed in a switch. However, in a VS VD switch, there are three options as shown in Figure 9 : Figure 9 : Three methods to update the allocated rate 1. Calculate allocated rate on receiving BRM2 only.
Store the value in a table and use this table   value when an FRM is turned around.
2. Calculate allocated rate only when FRM1 is turned around. 3. Calculate allocated rate both when FRM1 is turned a r ound as well as when BRM2 is received.
In the next section, we discuss the various options and present analytical arguments to eliminate certain design combinations.
VS VD Switch Design Options
VC Rate Measurement Techniques
We have presented four ways of nding the the VC's current rate in section 4.1, two of them used declared rates and two of them measured the actual source rate. We show that measuring source rates is better than using declared rates for two reasons.
First, the declared VC rate of a loop naively is the minimum of bottleneck rates of downstream loops only. It does not consider the bottleneck rates of upstream loops, and may or may not consider the bottleneck rate of the rst link of the next loop. Measurement allows better estimation of load when the tra c is not regular. Second, the actual rate of the VC may b e lower than the declared ACR of the VC due to dynamic changes in bottleneck rates upstream of the current switch. The di erence in ACR and VC rate will remain at least as long as the time required for new feedback from the bottleneck in the path to reach the source plus the time for the new VC rate to be experienced at the switch. The sum of these two delay components is called the feedback delay." Due to feedback delay, it is possible that the declared rate is a stale value at any point of time. This is especially true in VS VD switches where per-VC queues may control source rates to values quite di erent from their declared rates. Further, the measured source rate can easily becalculated in a VS VD switch since the necessary quantities numberof cells and time period are measured as part of one of the source end system rules SES Rule 5 1, 2, 10 .
Input Rate measurement techniques
As discussed earlier, the input rate can bemeasured as the sum of the input rates of VCs to the per-VC queues or the aggregate input rate to the per-class queue. These two rates can be di erent because the input rate to the per-VC queues is at the previous loop's rate while the input to the per-class queue is related to the next loop's rate. Figure 10 shows a simple case where two adjacent loops can run at very di erent rates 10 Mbps and 100Mbps for one feedback delay. Figure 10 : Two adjacent loops may operate at very di erent rates for one feedback delay 
Combinations of VC rate and input rate measurement options
YES
The above table does not make any assumptions about the queue lengths at any of the queues per-VC or per-class. For example, when the queue lengths are close to zero, the actual source rate might bemuch lower than the declared rate in the FRMs leading to overallocation of rates. This criterion can beused to reject more options.
The performance of one such rejected case is shown in Figure 11 corresponding to row 4 in Table 1 . The con guration used has two ABR in nite sources and one high priority VBR source contending for the bottleneck link's LINK1 bandwidth. The VBR has an ON OFF pattern, where it uses 80 of the link capacity when ON. The ON time and the OFF time are equal 20 ms each. The VS VD switch o v erallocates rates when the VBR source is OFF. This leads to ABR queue backlogs when the VBR source comes ON in the next cycle. The queue backlogs are never cleared, and hence the queues diverge. In this case, the fast response of VS VD is harmful because the rates are overallocated.
In this study, we have not evaluated row 5 of the to show better performance. This is substantiated by our simulation results presented later in the paper.
E ect of Link Congestion Control Actions
In a network with non-VS VD switches only, the bottleneck rate needs to reach the sources before any corresponding load change is seen in the network. However, a VS VD switch can enforce the new bottleneck rate immediately by changing the ACR of the per-VC queue at the VS. This rate enforcement a ects the utilization of links in the next loop. Hence, the VS VD link congestion control actions can a ect neighboring loops. We h a v e e n umerated three options in an earlier section.
We note that the second option next loop only" does not work because the congestion information is not propagated to the sources of the congestion as required by the standard 1 . This leaves us with two alternatives. The third option both loops" is attractive because, when ACR 2 is updated, the switches in the next loop experience the load change faster. Switch algorithms may save a few iterations and converge faster in these cases. The allocated rate update has three options: a update upon BRM receipt in VS and enter the value in a table to beused when an FRM is turned around, b update upon FRM turnaround at VD and no action at VS, c update both at FRM VD and at BRM VS without use of a table.
The last option recomputes the allocated rate a larger number of times, but can potentially allocate rates better because we always use the latest information.
The allocated rate update and the e ects of link congestion actions interact as shown in Figure 13 . The gure shows a tree where the rst level considers the link congestion 2 options, i.e., whether the next loop is also a ected or not. The second level lists the three options for the allocated rate update frequency. The viable options are those highlighted in bold at the leaf level. Figure 13 : Link congestion and allocated rate update: viable options
Other options are not viable because of the following reasons. In particular, if the link congestion does not a ect the next loop, the allocated rate update at the FRM turnaround is all that is required. The allocated rate at the BRM is redundant in this case. Further, if the link congestion a ects the next loop, then the allocated rate update has to bedone on receiving a BRM, so that ACR can bechanged at the VS. This gives us two possibilities as shown in the gure BRM only, and BRM+FRM.
Hence, we h a v e three viable combinations of link congestion and the allocated rate update frequency.
A summary of all viable options a total of 6 is listed in Table 2 . The next section evaluates the performance of the viable VS VD design options through simulation.
6 Performance Evaluation of VS VD Design Options
Metrics
We use four metrics to evaluate the performance of these alternatives:
Response Time: is the time taken to reach near optimal behavior on startup. Convergence Time: is the time for rate oscillations to decrease time to reach the steady state.
Throughput: Total data transferred perunit time.
Maximum Queue: The maximum queue before convergence.
The di erence between response time and convergence time is illustrated in Figure 14 . The following sections present simulation results with respect to the above metrics. Note that we h a v e used greedy in nite tra c sources in our simulations. We h a v e studied the algorithmic enhancements in non-VS VD switches for non-greedy sources in reference 8 . We expect consistent results for such tra c when the best implementation option see below is used. Without VS VD all response times are close to the round-trip delay. With VS VD, the response times are close to the feedback delay from the bottleneck. Since VS VD reduces the response time during the rst round trip, it is goodfor long delay paths. The quick response time 10 ms in the parking lot con guration which has a 30 ms round trip time was illustrated previously in Figure 12 .
Response time is also important for bursty tra c like TCP le transfer over ATM which starts up"
at the beginning of every active period when the TCP window increases after the corresponding idle period 9, 10 .
Throughput
The number of cells received at the destination is a measure of the throughput achieved. These values are listed in Table 3 . The top row is a list of the con guration codes these codes are explained in Table 2 . The nal column lists the throughput values for the case when a non-VS VD switch is used. The 2 source+VBR and the parking lot con gurations have been introduced in earlier section. The upstream bottleneck con guration shown in Figure 15 has a bottleneck at Sw1 where 15 VCs share the Sw1-Sw2 link. As a result the S15-D15 VC is not capable of utilizing its bandwidth share at the Sw2-Sw3 link. This excess bandwidth needs to be shared equally by the other two V Cs. The table entry shows the numberof cells received at the destination for either the S16-D16 VC or the S17-D17 VC.
In the 2 source+VBR and the upstream bottleneck con gurations, the simulation was run for 400 ms the destination receives data from time = 15 ms through 400 ms. In the parking lot con guration, the simulation was run for 200ms. Figure 15 : Upstream bottleneck con guration Observe that the convergence time of VS VD option D highlighted is the best. Recall that this con guration corresponds to measuring the VC rate at the entry to the per-class queue, input rate measured at the per-class queue, link congestion a ecting both the next loop and the previous loop, the allocated rate updated at both FRM1 and BRM2.
Maximum Transient Queue Length
The maximum transient queues gives a measure of how askew the allocations were when compared to the optimal allocation and how soon this was corrected. The maximum transient queues are tabulated for various con gurations for each VS VD option and for the case without VS VD in Table 5 .
The table shows that VS VD option D has very small transient queues in all the con gurations and the minimum queues in a majority of cases. This result, combined with the fastest response and near-maximum throughput behavior con rms the choice of option D as the best VS VD implementation.
Observe that the queues for the VS VD implementations are in general lesser than or equal to the queues for the case without VS VD. However, the queues reduce much more if the correct implementation like option D is chosen.
Conclusions
In summary:
VS VD is an option that can beadded to switches which implement per-VC queueing. The addition can potentially yield improved performance in terms of response time, convergence time, and smaller queues. This is especially useful for switches at the edge of satellite networks or switches that are attached to links with large delay-bandwidth product. The fast response and convergence times also help support bursty tra c like data more e ciently. The e ect of VS VD depends upon the switch algorithm used and how it is implemented in the VS VD switch. The convergence time and transient queues can bevery di erent for di erent VS VD implementations of the same basic switch algorithm. In such cases the fast response of VS VD is harmful. With VS VD, ACR and actual rates are very di erent. The switch cannot rely on the RM cell CCR eld. We recommend that the VS VD switch and in general, switches implementing per-VC queueing measure the VC's current rate.
The sum of the input rates to per-VC VS queues is not the same as the input rate to the link. It is best to measure the VC's rate at the output of the VS and the input rate at the entry to the per-class queue. On detecting link congestion, the congestion information should beforwarded to the previous loop as well as the next loop. This method reduces the convergence time by reducing the number of iterations required in the switch algorithms on the current and downstream switches. It is best for the the rate allocated to a VC to be calculated both when turning around FRMs at the VD as well as after receiving BRMs at the next VS.
Future Work
The VS VD provision in the ABR tra c management framework can potentially improve performance of bursty tra c and reduce the bu er requirements in switches. The VS VD mechanism achieves this by breaking up a large ABR loop into smaller ABR loops which are separately controlled. However, further study is required in the following areas: E ect of VS VD on bu er requirements in the switch. Scheduling issues with VS VD. E ect of di erent switch algorithms in di erent control loops, and di erent control loop lengths. E ect of non-ABR clouds and standardization issues involved. E ect of using switch algorithms speci cally designed to exploit the per-VC queueing policy required in VS VD implementations.
